

RESEARCH	Parallel Programming Systems, Scalable Machine Learning, Compiler Optimization, GPU Computing
EDUCATION	<b>Ph.D. (Computer Science)</b> , University of Utah, Salt Lake City, UT, USA <b>May 2016</b> <ul style="list-style-type: none"><li>• <b>Advisor:</b> Mary Hall</li><li>• <b>Dissertation:</b> Abstractions and Strategies for Adaptive Programming</li></ul> <b>B.Tech. (Computer Science &amp; Engineering) with Honors</b> , Kannur University, India <b>June 2009</b>
EXPERIENCE	<b>NVIDIA Research</b> , Santa Clara, CA, USA <b>August 2016 – Present</b> <i>Research Scientist, Programming Systems Research Group</i> <b>School of Computing, University of Utah</b> , Salt Lake City, UT, USA <b>August 2011 – June 2016</b> <i>Graduate Research Assistant, CTOP Research Group</i> <p>Designed and developed <i>Nitro</i>, a machine learning-based autotuning framework that automatically finds the best implementation (variant) of a computation for a given input and hardware architecture. It provides C++ and Python interfaces for programmers to specify variants, input dataset features, and constraints. Nitro also supports tuning across hardware architectures using multi-task learning. [IPDPS '14] [ASPLOS '16] [nitro-tuner.github.io]</p> <b>NVIDIA Research</b> , Santa Clara, CA, USA <b>May – August: 2013 &amp; 2014</b> <i>Research Intern, Programming Systems Research Group</i> <p>Worked on <i>Surge</i>, a nested data-parallel programming model that decouples the specification of high-level computations from their hardware implementation using first-class constructs named <i>schedules</i> and <i>policies</i>. This enables the same Surge program to have multiple implementations which can then be tuned. [PPoPP '15 Poster] [TACO '16]</p> <b>NVIDIA</b> , Salt Lake City, UT, USA <b>May 2011 – August 2011</b> <i>Software Intern, OptiX Team</i> <p>Designed and implemented a PTX-to-LLVM IR translator for NVIDIA's OptiX ray tracing software.</p> <b>Indian Institute of Technology (IIT) - Madras</b> , Chennai, India <b>November 2009 – June 2010</b> <i>Project Associate, RISE Lab</i> <p>Explored static analysis-based approaches for CUDA code generation from sequential loop nests.</p>
PUBLICATIONS	<b>“Designing a Tunable Nested Data-Parallel Programming System”</b> <i>S. Muralidharan, M. Garland, A. Sidelnik, M. Hall</i> ACM Transactions on Architecture and Code Optimization ( <b>TACO</b> ), 2016. <b>“Architecture-Adaptive Code Variant Tuning”</b> <i>S. Muralidharan, A. Roy, M. Hall, M. Garland, P. Rai</i> International Conference on Architectural Support for Programming Languages and Operating Systems ( <b>ASPLOS</b> ), 2016. <b>“A Collection-Oriented Programming Model for Performance Portability”</b> <i>S. Muralidharan, M. Garland, B. Catanzaro, A. Sidelnik, M. Hall</i> Symposium on Principles and Practice of Parallel Programming ( <b>PPoPP</b> ), poster paper, 2015. <b>“Nitro: A Framework for Adaptive Code Variant Tuning”</b> <i>S. Muralidharan, M. Shantharam, M. Hall, M. Garland, B. Catanzaro</i> IEEE International Parallel & Distributed Processing Symposium ( <b>IPDPS</b> ), 2014. <b>“Towards Making Autotuning Mainstream”</b> <i>P. Basu, M. Hall, M. Khan, S. Maindola, S. Muralidharan, S. Ramalingam, A. Rivera, M. Shantaram, A. Venkat</i> International Journal of High Performance Computing Applications ( <b>IJHPCA</b> ), 2013.

**“Galaxia: A Semi-Decentralized System for Implementing Secure-Group P2P Networks”**

S. Muralidharan, S. Koroth, N. Anto, R. Pandarachalil

International Conference on Networks & Communications (**NetCoM**), 2009.

TALKS & POSTERS	<p><i>“Designing a Tunable Nested Data-Parallel Programming System”</i>, Invited Conference Talk, High Performance and Embedded Architecture and Compilation Conference (<b>HiPEAC '17</b>), January 2017, Stockholm, Sweden</p> <p><i>“Building High-Performance Input-Adaptive GPU Applications with Nitro”</i>, Talk, GPU Technology Conference (<b>GTC '15</b>), March 2015, San Jose, USA</p> <p><i>“A Framework for Input and Architecture Aware Code Variant Autotuning”</i>, Early Research Showcase Poster, The International Conference for High Performance Computing, Networking, Storage and Analysis (<b>SC '13</b>), November 2013, Denver, USA</p>
AWARDS	<p>Student Travel Grant, ASPLOS 2016</p> <p>Winner, University of Utah School of Computing poster competition, 2014</p> <p>Academic excellence award for ranking 1<sup>st</sup> in the CS&amp;E department, GCEK, 2009</p>
PROFESSIONAL SERVICE	<p><b>Reviewer:</b> TOPC 2017, SC 2016, PPOPP 2016, PLDI 2014, HPCC 2014, ICCS 2013</p>
SKILLS	<p><b>Programming Languages:</b> C, C++, Python</p> <p><b>Parallel Programming:</b> CUDA, OpenMP, MPI, Pthreads</p> <p><b>Compiler Frameworks:</b> LLVM, CLANG</p> <p><b>Deep Learning:</b> TensorFlow, Keras, MXNET, Caffe</p>
TEACHING	<p><b>School of Computing, University of Utah</b>, Salt Lake City, UT                      <b>January 2013 – April 2013</b></p> <p><i>Graduate Teaching Assistant, “Parallel Programming for Many-Core Architectures”</i></p>
GRADUATE COURSEWORK	<p>Computer Architecture, OS, Compilers, Advanced Algorithms, Parallel Programming for GPUs, Advanced Embedded Software, Parallel Computing and HPC, Models of Computation for Massive Data</p>
ACTIVITIES	<p>Graduate Student Advisory Committee, 2012-2014</p>