

RESEARCH	Neural Network Performance & Scalability, Parallel Programming Models, Compilers, GPU Computing	
EDUCATION	Ph.D. (Computer Science) , University of Utah, Salt Lake City, UT, USA • Advisor: Mary Hall • Dissertation: Abstractions and Strategies for Adaptive Programming	May 2016
	B.Tech. (Computer Science & Engineering) , Kannur University, Kerala, India	June 2009
EXPERIENCE	NVIDIA Research , Santa Clara, CA, USA <i>Research Scientist</i>	August 2016 – Present
	School of Computing, University of Utah , Salt Lake City, UT, USA <i>Graduate Research Assistant</i> Designed and developed <i>Nitro</i> , a machine learning-based autotuning framework that automatically finds the best implementation (variant) of a computation for a given input and hardware architecture. It provides C++ and Python interfaces for programmers to specify variants, input dataset features, and constraints. Nitro also supports tuning across hardware architectures using multi-task learning. [IPDPS '14] [ASPLOS '16] [nitro-tuner.github.io]	August 2011 – June 2016
	NVIDIA Research , Santa Clara, CA, USA <i>Research Intern</i> Worked on <i>Surge</i> , a nested data-parallel programming model that decouples the specification of high-level computations from their hardware implementation using first-class constructs named <i>schedules</i> and <i>policies</i> . This enables the same Surge program to have multiple implementations which can then be tuned. [PPoPP '15 Poster] [TACO '16]	May – August: 2013 & 2014
	NVIDIA , Salt Lake City, UT, USA <i>Software Intern</i> Designed and implemented a PTX-to-LLVM IR translator for NVIDIA's OptiX ray tracing software.	May 2011 – August 2011
	Indian Institute of Technology (IIT) - Madras , Chennai, India <i>Project Associate</i> Explored static analysis-based approaches for CUDA code generation from sequential loop nests.	November 2009 – June 2010
PUBLICATIONS	“Designing a Tunable Nested Data-Parallel Programming System” <i>S. Muralidharan, M. Garland, A. Sidelnik, M. Hall</i> ACM Transactions on Architecture and Code Optimization (TACO), 2016.	
	“Architecture-Adaptive Code Variant Tuning” <i>S. Muralidharan, A. Roy, M. Hall, M. Garland, P. Rai</i> International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2016.	
	“A Collection-Oriented Programming Model for Performance Portability” <i>S. Muralidharan, M. Garland, B. Catanzaro, A. Sidelnik, M. Hall</i> Symposium on Principles and Practice of Parallel Programming (PPoPP), poster paper, 2015.	
	“Nitro: A Framework for Adaptive Code Variant Tuning” <i>S. Muralidharan, M. Shantharam, M. Hall, M. Garland, B. Catanzaro</i> IEEE International Parallel & Distributed Processing Symposium (IPDPS), 2014.	
	“Towards Making Autotuning Mainstream” <i>P. Basu, M. Hall, M. Khan, S. Maindola, S. Muralidharan, S. Ramalingam, A. Rivera, M. Shantaram, A. Venkat</i> International Journal of High Performance Computing Applications (IJHPCA), 2013.	

“Galaxia: A Semi-Decentralized System for Implementing Secure-Group P2P Networks”

S. Muralidharan, S. Koroth, N. Anto, R. Pandarachalil

International Conference on Networks & Communications (**NetCoM**), 2009.

- POSTERS & TALKS *“Designing a Tunable Nested Data-Parallel Programming System”*, Invited Conference Talk, High Performance and Embedded Architecture and Compilation Conference (**HiPEAC '17**), January 2017, Stockholm, Sweden
- “Building High-Performance Input-Adaptive GPU Applications with Nitro”*, Talk, GPU Technology Conference (**GTC '15**), March 2015, San Jose, USA
- “A Framework for Input and Architecture Aware Code Variant Autotuning”*, Early Research Showcase Poster, The International Conference for High Performance Computing, Networking, Storage and Analysis (**SC '13**), November 2013, Denver, USA
- AWARDS Student Travel Grant, ASPLOS 2016
Winner, University of Utah School of Computing poster competition, 2014
Academic excellence award for ranking 1st in the CS&E department, GCE Kannur, 2009
- PROFESSIONAL SERVICE **Conference Program Committees:** IPDPS 2018, ICS 2018
Conference Refereeing: SC 2016, PPOPP 2016, PLDI 2014, HPCC 2014, ICCS 2013
Journal Refereeing: TACO 2018, TOPC 2017
- TECHNICAL SKILLS **Programming Languages:** C, C++, Python
Parallel Programming: CUDA, OpenMP, MPI, Pthreads
Compiler Frameworks: LLVM, CLANG
- TEACHING **School of Computing, University of Utah, Salt Lake City, UT** **January 2013 – April 2013**
Graduate Teaching Assistant, “Parallel Programming for Many-Core Architectures”
- GRADUATE COURSEWORK Computer Architecture, OS, Compilers, Advanced Algorithms, Parallel Programming for GPUs, Advanced Embedded Software, Parallel Computing and HPC, Models of Computation for Massive Data
- ACTIVITIES Graduate Student Advisory Committee, 2012-2014